


# WHAT IS A SYSTEM?

Performs a function based on internal and / or external stimuli

Interconnection "modules" that can be elementary or not.


Described as **Hierarchical** form in layers, from the most elementary functions




Several complexity levels

Modelling with different abstraction levels

Differential Equations




## VHDL – VHSIC @HDL




## ENTITY vs. ARCHITECTURE

## System Decomposed in MODULES



- The entities inputs and outputs are designated as ports (**PORT**).
- Each sub-module is an entity instance.
- Each instance is an entity.
- Entities are linked by signals (**SIGNAL**).

## ENTITY vs. ARCHITECTURE



## VHDL project components

<b>PACKAGE</b>
<b>ENTITY</b>
<b>ARCHITECTURE</b>
<b>CONFIGURATION</b>


**Package:** constants, libraries;

**Entity:** pinos de entrada e saída;

**Architecture:** project implementation;

**Configuration:** defines the architectures that will be used.

<pre>LIBRARY IEEE; USE IEEE.STD_LOGIC_1164.all; USE IEEE.STD_LOGIC_UNSIGNED.all;</pre>	<b>PACKAGE</b> (BIBLIOTECAS)
<pre>ENTITY exemplo IS PORT (     &lt; descrição dos pinos de entrada e saída &gt; ); END exemplo;</pre>	<b>ENTITY</b> (PINOS DE I/O)
<pre>ARCHITECTURE teste OF exemplo IS BEGIN     PROCESS( &lt; pinos de entrada e signal &gt; )         BEGIN             &lt; descrição do circuito integrado &gt;         END PROCESS; END teste;</pre>	<b>ARCHITECTURE</b> (ARQUITETURA)



```

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.all;
USE IEEE.STD_LOGIC_UNSIGNED.all;

entity placa is
port (
    a : in bit_vector( 6 downto 0);
    b : out bit_vector( 7 downto 0)
);
end placa;

architecture TTL of placa is
signal pino_1 bit;
signal pino_2 bit;
signal pino_3 bit;
signal pino_4 bit;
signal pino_5 bit;

begin

    Cl_X : process( a )
    begin
        <descrição do processo>
    end process Cl_Y;

    Cl_Y : process( a )
    begin
        <descrição do processo>
    end process Cl_Z;


end TTL;

```

## Package

The package (library) has a collection of elements including data types description.

```
LIBRARY library_name;
USE library_name.package_name.package_parts;
```



**IEEE.std\_logic\_arith** – Arithmetic functions

**IEEE.std\_logic\_signed** – Arithmetic functions with signal

**IEEE.std\_logic\_unsigned** – Arithmetic functions without signal

**IEEE.std\_logic\_1164** – Logic operations

## Entity

Description of system I/O interface with the plaque.


```
ENTITY <name> IS
PORT(
    control_signal: IN <type>;
    input:         IN <type>;
    output:        OUT <type>;
);
END <name>;
```

**IN, OUT, INOUT, BUFFER**

**<type>** : bit,  
bit\_vector,  
std\_logic\_vector,  
real,  
integer, etc.



## Architecture



```

ARCHITECTURE architecture_name OF entity_name IS
    [declarations]
BEGIN
    (code)
END architecture_name;

```

An **ARCHITECTURE** has:

- **DECLARATIVE part** (optional) – where, for example, SIGNALS, CONSTANTS and VARIABLES, are declares
- **Code** – from BEGIN

## Concurrent Architecture

The concurrent architecture is a more complex way to describe a system, generally has multiple processes within an architecture.

```
architecture SomeArch of SomeEnt is
begin
  P1: process (A,B)
  begin
    somestatement;
    somestatement;
    somestatement;
    somestatement;
  end process P1;
  P2: process (A,C)
  begin
    somestatement;
    somestatement;
    somestatement;
  end process P2;
  P3: process (B)
  begin
    somestatement;
    somestatement;
  end process P3;
end architecture SomeArch;
```

```
architecture SomeArch of SomeEnt is
begin
  P1: process (A,B)
  begin
    somestatement;
    somestatement;
    somestatement;
    somestatement;
  end process P1;
  P2: process (A,C)
  begin
    somestatement;
    somestatement;
    somestatement;
  end process P2;
  P3: process (B)
  begin
    somestatement;
    somestatement;
  end process P3;
end architecture SomeArch;
```

## Data Types

**LIBRARY** std  
**PACKAGE** standard

**BIT:** assume values '0' and '1'

**BIT\_VECTOR:** it's a set of bits. Ex.: "010001"

**BOOLEAN:** assume values *TRUE* or *FALSE*

**REAL:** always with decimal point. Ex.: -3.2, 4.56, 6.0, -2.3E+2

**INTEGER:** Integer of 32 bit (de -2,147,483,647 a +2,147,483,647)

```
SIGNAL x: BIT; -- x is declared as an one bit signal.
```

```
SIGNAL y: BIT_VECTOR (3 DOWNT0 0);  
           -- y is a vector of 4 bit (the leftmost bit  
           is the MSB)
```

```
SIGNAL w: BIT_VECTOR (0 TO 7);  
           -- y is a vector of 8 bit (the rightmost bit  
           is the MSB).
```

### Allocation of Values to Signs ...

```
x <= '1'; --x is a 1 bit signal whose value is '1'
y <= "0111"; --y is a 4 bit signal whose value is "0111" (MSB='0')
w <= "01110001"; --w is a 8 bit signal whose value is "01110001"
                      (MSB='1').
```

**Pelica to bit and quotation marks to vector!!!**

**LIBRARY ieee**  
**PACKAGE ieee.std\_logic\_1164**

### STD\_LOGIC and STD\_LOGIC\_VECTOR

('X', '0', '1', 'Z', 'W', 'L', 'H', '-')

### STD\_ULOGIC and STD\_ULOGIC\_VECTOR

('U', 'X', '0', '1', 'Z', 'W', 'L', 'H', '-')

'X'	Forcing Unknown (synthesizable unknown)
'0'	Forcing Low (synthesizable logic '1')
'1'	Forcing High (synthesizable logic '0')
'Z'	High impedance (synthesizable tri-state buffer)
'W'	Weak unknown
'L'	Weak low
'H'	Weak high
'-'	Don't care
'U'	Unresolved

```

x0 <= '0'; -- bit, std_logic, or std_ulogic with value '0'
x1 <= "00011111"; -- bit_vector, std_logic_vector,
-- std_ulogic_vector, signed, or unsigned
x2 <= "0001_1111"; -- underscore allowed to ease visualization
x3 <= "101111" -- binary representation of decimal 47
x4 <= B"101111" -- binary representation of decimal 47
x5 <= O"57" -- octal representation of decimal 47
x6 <= X"2F" -- hexadecimal representation of decimal 47
n <= 1200; -- integer
m <= 1_200; -- integer, underscore allowed
IF ready THEN... -- Boolean, executed if ready=TRUE
y <= 1.2E-5; -- real, not synthesizable
q <= d after 10 ns; -- physical, not synthesizable

```

```

SIGNAL a: BIT;
SIGNAL b: BIT_VECTOR(7 DOWNTO 0);
SIGNAL c: STD_LOGIC;
SIGNAL d: STD_LOGIC_VECTOR(7 DOWNTO 0);
SIGNAL e: INTEGER RANGE 0 TO 255;
a <= b(5); -- legal (same scalar type: BIT)
b(0) <= a; -- legal (same scalar type: BIT)
c <= d(5); -- legal (same scalar type: STD_LOGIC)
d(0) <= c; -- legal (same scalar type: STD_LOGIC)
a <= c; -- illegal (type mismatch: BIT x STD_LOGIC)
b <= d; -- illegal (type mismatch: BIT_VECTOR x STD_LOGIC_VECTOR)
e <= b; -- illegal (type mismatch: INTEGER x BIT_VECTOR)
e <= d; -- illegal (type mismatch: INTEGER x STD_LOGIC_VECTOR)

```



**Physical:** represent a physical measure: voltage, capacitance, time  
Pre-defined types: fs, ps, ns, um, ms, sec, min, hr.

**Intervals:** allow to determine an utilization interval withon a particular type.

**range** <lower\_value> **to** <higher\_value>  
**range** <higher\_value> **downto** <lower\_value>

**Array:** in VHDL an array is defined as a collection of elements of the same type.

## Operatos

### • Assignment operators :

- <=** Used to assign a value to a **SIGNAL**.
- ::=** Used to assign a value to a **VARIABLE**, **CONSTANT**, or **GENERIC**. Also used to establish the signals initial values
- =>** Used to assign values to individual elements of a vector or to **OTHERS**.

## Operators (cont)

- **logical operators:** **and**, **or**, **nand**, **nor**, **xor**, **xnor** **and** **not**
- **numeric operators:** **sum** (+), **subtraction** (-), **division** (/), **multiplication** (\*), **module** (**mod**), **remaining** (**rem** - ex.: 6 rem 4 = 2), **exponent** (\*\*), **absolut value** (**abs**)
- **relational operators:** **equal** (=), **different** (/=), **less than**(<), **less os equal** (<=), **bigger than** (>), **bigger or equal** (>=)
- **displacement operators:** **sll** (shift left logical), **srl** (shift right logical), **sla** (shift left arithmetic), **sra** (shift right arithmetic), **rol** (rotate left logical), **ror** (rotate right logical)
- **concatenation operator:** consists in create a new vector from two existent vectors, for example:  

```
data1 : bit_vector(0 to 7);
```

```
data2 : bit_vector(0 to 7);
```

```
new_data : bit_vector(0 to 7);
```

```
new_data <= (data1(0 to 1) & data2(2 to 5) & data1(6 to 7));
```

```
[01011011]
```

```
[11010010]
```

```
[01010011]
```

## Sequential Commands

- Variables assignment

1	<b>architecture</b> topologia_arquitetura <b>of</b> teste <b>is</b>
2	<b>signal</b> A, B, J, G : <b>bit_vector</b> (1 <b>downto</b> 0);
3	<b>signal</b> E, F: <b>bit</b> ;
4	<b>begin</b>
5	
6	<b>process</b> ( A, B, E, F, G, J)
7	
8	<b>variable</b> C, D, H, Y : <b>bit_vector</b> (1 <b>downto</b> 0);
9	<b>variable</b> W : <b>bit_vector</b> (3 <b>downto</b> 0);
10	<b>variable</b> Z : <b>bit_vector</b> (7 <b>to</b> 0);
11	<b>variable</b> X : <b>bit</b> ;
12	<b>variable</b> DATA : <b>bit_vector</b> (31 <b>downto</b> 0);
13	
14	<b>begin</b>
15	A <= "11", B <= "01", J <= "10", G <= "00";
16	E <= '0', F <= '1';
17	C := "01";
18	X := E <b>nand</b> F;
19	Z(0 <b>to</b> 3) := C & D;
20	Z(4 <b>to</b> 0) := ( <b>not</b> A) & (A <b>nor</b> B);
21	D := ('1', '0');
22	W := (2 <b>downto</b> 1 => G, 3 => '1', <b>others</b> => '0');
23	DATA := (31 <b>downto</b> 28 => '1', <b>others</b> => '0');
24	<b>end process</b> ;
25	<b>end</b> topologia_arquitetura;




## • Signals assignment

1	<b>architecture</b> topologia_arquitetura <b>of</b> teste <b>is</b>
2	<b>signal</b> A, B, C : <b>bit</b> ;
3	<b>signal</b> D: <b>integer</b> ;
4	<b>begin</b>
5	
6	<b>process</b> ( A, B, C, D)
7	
8	<b>variable</b> L, M, N, Q <b>bit</b> ;
9	
10	<b>begin</b>
11	A <= '0', '1' <b>after</b> 20ns, '0' <b>after</b> 40ns
12	B <= <b>not</b> L;
13	C <= ((L <b>and</b> M) <b>xor</b> (N <b>nand</b> Q));
14	D <= 3, 5 <b>after</b> 20ns, 7 <b>after</b> 40ns, 9 <b>after</b> 60ns;
16	
17	<b>end process</b> ;
18	<b>end</b> topologia_arquitetura;

## • Difference between SIGNAL and VARIABLE

- When using SIGNAL, allocation occurs at the end of the process, whereas the allocation VARIABLE occurs simultaneously.
- Over the next two acetates, it shows the difference between these assignments.
  - ◀= (signal assignment)
  - := (variable assignment)



The **red** arrow shows the step-by-step execution.

<div>D &lt;= 2;</div> <div>→</div> <div>→</div> <div>→</div>			
<div>process (C, D) ←</div> <div>begin</div> <div>  A &lt;= 2;</div> <div>  B &lt;= A + C;</div> <div>  A &lt;= D + 1;</div> <div>  E &lt;= A * 2;</div> <div>end process;</div> <div>A = 1</div> <div>B = 1</div> <div>C = 1</div> <div>D = 1</div> <div>E = 1</div>	<div>process (C, D)</div> <div>begin</div> <div>  A &lt;= 2;</div> <div>  B &lt;= A + C;</div> <div>  A &lt;= D + 1;</div> <div>  E &lt;= A * 2;</div> <div>end process;</div> <div>A = 1</div> <div>B = 1</div> <div>C = 1</div> <div><b>D = 2</b></div> <div>E = 1</div>	<div>process (C, D)</div> <div>begin</div> <div>  <b>A &lt;= 2;</b> ←</div> <div>  B &lt;= A + C;</div> <div>  A &lt;= D + 1;</div> <div>  E &lt;= A * 2;</div> <div>end process;</div> <div>A = 1   A &lt;= 2</div> <div>B = 1</div> <div>C = 1</div> <div>D = 2</div> <div>E = 1</div>	<div>process (C, D)</div> <div>begin</div> <div>  A &lt;= 2;</div> <div>  <b>B &lt;= A + C</b> ←</div> <div>  A &lt;= D + 1;</div> <div>  E &lt;= A * 2;</div> <div>end process;</div> <div>A = 1   A &lt;= 2</div> <div>B = 1   B &lt;= A + C</div> <div>C = 1</div> <div>D = 2</div> <div>E = 1</div>
<div>process (C, D)</div> <div>begin</div> <div>  A &lt;= 2;</div> <div>  B &lt;= A + C;</div> <div>  ← <b>A &lt;= D + 1;</b></div> <div>  E &lt;= A * 2;</div> <div>end process;</div> <div>A = 1   A &lt;= D + 1</div> <div>B = 1   B &lt;= A + C</div> <div>C = 1</div> <div>D = 2</div> <div>E = 1</div>	<div>process (C, D)</div> <div>begin</div> <div>  A &lt;= 2;</div> <div>  B &lt;= A + C;</div> <div>  A &lt;= D + 1;</div> <div>  ← <b>E &lt;= A * 2;</b></div> <div>end process;</div> <div>A = 1   A &lt;= D + 1</div> <div>B = 1   B &lt;= A + C</div> <div>C = 1</div> <div>D = 2</div> <div>E = 1   E &lt;= A * 2;</div>	<div>process (C, D)</div> <div>begin</div> <div>  A &lt;= 2;</div> <div>  B &lt;= A + C;</div> <div>  A &lt;= D + 1;</div> <div>  E &lt;= A * 2;</div> <div>end process;</div> <div>A = 1           A &lt;= 3</div> <div>B = 1           B &lt;= 2</div> <div>C = 1</div> <div>D = 2</div> <div>E = 1           E &lt;= 2;</div>	<div>process (C, D)</div> <div>begin</div> <div>  A &lt;= 2;</div> <div>  B &lt;= A + C</div> <div>  A &lt;= D + 1;</div> <div>  E &lt;= A * 2;</div> <div>end process;</div> <div>A = 3</div> <div>B = 2   e não 3</div> <div>C = 1</div> <div>D = 2</div> <div>E = 2   e não 6</div>

The difference between the values is due to assignment form...

## Data attributes

**'LOW**: Returns the lower index of the vector  
**'HIGH**: Returns the upper index of the vector  
**'LEFT**: Returns the index leftmost  
**'RIGHT**: Returns the index of the rightmost  
**'LENGTH**: Returns the size of the vector  
**'RANGE**: Returns the range of the vector  
**'REVERSE\_RANGE**: Returns vector range in reverse order

### Example:

```

SIGNAL d : STD_LOGIC_VECTOR (7 DOWNT0 0);

d'LOW=0, d'HIGH=7, d'LEFT=7, d'RIGHT=0, d'LENGTH=8,
d'RANGE=(7 downto 0), d'REVERSE_RANGE=(0 to 7).
  
```

## Signals attributes

**'EVENT**: Returns TRUE when an event occurs  
**'STABLE**: Returns TRUE when any event occurs  
**'ACTIVE**: Returns TRUE if the signal is '1'  
**'QUIET <time>**: Returns TRUE if no event took place in time  
**'LAST\_EVENT**: Returns the time spent since the last event  
**'LAST\_ACTIVE**: Returns the time taken from the signal= '1'  
**'LAST\_VALUE**: Returns the value of the signal since the last event.

### Example:

```

IF (clk'EVENT AND clk='1')...
IF (NOT clk'STABLE AND clk='1')...
WAIT UNTIL (clk'EVENT AND clk='1');
IF RISING_EDGE(clk)... - called to a function
  
```

# Concurrent Mode vs. Sequential Mode

VHDL	CONCURRENT	<b>WHEN</b> <b>GENERATE</b> <b>AND, NOT, etc.</b> <b>BLOCK</b>	<b>Combinatorial Logic Circuits</b> => Concurrent Code  <b>Sequential Logic Cirtcuits</b> => Sequential code
	SEQUENTIAL	<b>PROCESS</b> <b>FUNCTION</b> <b>PROCEDURE</b>	

## CONCURRENT: WHEN

WHEN / ELSE:

```
assignment WHEN condition ELSE
assignment WHEN condition ELSE
...;
```

WITH / SELECT / WHEN:

```
WITH identifier SELECT
assignment WHEN value,
assignment WHEN value,
...;
```

```

LIBRARY ieee;
USE ieee.std_logic_1164.all;

-----

ENTITY mux IS
    PORT ( a, b, c, d: IN STD_LOGIC;
          sel: IN STD_LOGIC_VECTOR (1 DOWNT0 0);
          y: OUT STD_LOGIC);
END mux;

-----

ARCHITECTURE mux1 OF mux IS
BEGIN
    y <=  a WHEN sel="00" ELSE
          b WHEN sel="01" ELSE
          c WHEN sel="10" ELSE
          d;
END mux1;

```

```

LIBRARY ieee;
USE ieee.std_logic_1164.all;

-----

ENTITY mux IS
    PORT ( a, b, c, d: IN STD_LOGIC;
          sel: IN STD_LOGIC_VECTOR (1 DOWNT0 0);
          y: OUT STD_LOGIC);
END mux;

-----

ARCHITECTURE mux2 OF mux IS
BEGIN
    WITH sel SELECT
        y <=  a WHEN "00",
              b WHEN "01",
              c WHEN "10",
              d WHEN OTHERS;
END mux2;

```

```

LIBRARY ieee;
USE ieee.std_logic_1164.all;

-----

ENTITY mux IS
    PORT ( a, b, c, d: IN STD_LOGIC;
          sel: IN INTEGER RANGE 0 TO 3;
          y: OUT STD_LOGIC);
END mux;

-----

ARCHITECTURE mux2 OF mux IS
BEGIN
    WITH sel SELECT
        y <=  a WHEN 0,
              b WHEN 1,
              c WHEN 2,
              d WHEN 3;
END mux2;

```

```

LIBRARY ieee;
USE ieee.std_logic_1164.all;


-----

ENTITY mux IS
    PORT ( a, b, c, d: IN STD_LOGIC;
          sel: IN INTEGER RANGE 0 TO 3;
          y: OUT STD_LOGIC);
END mux;

-----

ARCHITECTURE mux1 OF mux IS
BEGIN
    y <=  a WHEN sel=0 ELSE
          b WHEN sel=1 ELSE
          c WHEN sel=2 ELSE
          d;
END mux1;

```



**SEQUENTIAL: PROCESS**

```
[label:] PROCESS (sensitivity list)
  [VARIABLE name type [range] [:= initial_value;]]
BEGIN
  (sequential code)
END PROCESS [label];
```

- > A **PROCESS** should be installed in the main code.
- > It is executed when a signal, in its sensibilities list.
- > **WAIT** condition is fulfilled.

The **VARIABLES** are optionals as well as the lables usage !!

**Example:** Counter Mod10

```
LIBRARY ieee;
USE ieee.std_logic_1164.all;

-----

ENTITY counter IS
  PORT (clk : IN STD_LOGIC;
        digit : OUT INTEGER RANGE 0 TO 9);
END counter;

-----

ARCHITECTURE counter OF counter IS
BEGIN
  count: PROCESS(clk)
    VARIABLE temp : INTEGER RANGE 0 TO 10;
  BEGIN
    IF (clk'EVENT AND clk='1') THEN
      temp := temp + 1;
      IF (temp=10) THEN temp := 0;
    END IF;
  END IF;
  digit <= temp;
END PROCESS count;
END counter;
```



## Flow Changes Commands

- Command **WAIT**
  - This command is intended to cause a suspension of the process declared or procedure.
  - The wait command can be used in four different ways, they are:

1	<b>wait until</b> <conditional>;	<b>wait until</b> CLK'event and CLK = '1';
2	<b>wait on</b> <signal_list>;	<b>wait on</b> a, b;
3	<b>wait for</b> <time>;	<b>wait for</b> 10ns;
4	<b>wait</b> ;	<b>wait</b> ;

- Command **IF-THEN-ELSE**

<b>MODELO</b>	<b>exemplo 1:</b>	<b>exemplo 2:</b>
<b>if</b> condição_1 <b>then</b> <comandos> <b>elsif</b> condição_2 <b>then</b> <comandos> <b>else</b> <comandos> <b>end if</b> ;	<b>if</b> ( A = '0' ) <b>then</b> B <= "00"; <b>else</b> B <= "11"; <b>end if</b> ;	<b>if</b> (CLK'event and CLK ='1') <b>then</b> FF <= '0'; <b>elsif</b> (CLK'event and CLK ='0') <b>then</b> FF <= '1'; <b>elsif</b> (J = '1') and (K='1') <b>then</b> FM <= '1'; <b>end if</b> ;



- Command **LOOP FOR - WHILE**

---

<label opcional>: **for** <parâmetros> **in** <valor\_final> **loop**  
     <seqüência de comandos>  
**end loop** <label opcional>;

---

1	<b>process (A)</b>
2	
3	<b>begin</b>
4	Z <= "0000";
5	<b>for</b> i <b>in</b> 0 <b>to</b> 3 <b>loop</b>
6	<b>if</b> (A = i) <b>then</b>
7	Z(i) <= '1';
8	<b>end if</b> ;
9	<b>end loop</b> ;
10	<b>end process</b> ;

```
process
  variable Count : integer := 0;
begin
  wait until Clk='1';
  while Level = '1' loop
    Count := Count + 1;
    wait until Clk = '0';
  end loop;
end process;
```

0	0	0
Level	CLK	Count



```
process
  variable Count : integer := 0;
begin
  wait until Clk='1';
  while Level = '1' loop
    Count := Count + 1;
    wait until Clk = '0';
  end loop;
end process;
```

0	1	0
Level	CLK	Count

```

process
  variable Count : integer := 0;
begin
  wait until Clk='1';
  while Level = '1' loop
    Count := Count + 1;
    wait until Clk = '0';
  end loop;
end process;

```



```

process
  variable Count : integer := 0;
begin
  wait until Clk='1';
  while Level = '1' loop
    Count := Count + 1;
    wait until Clk = '0';
  end loop;
end process;

```



- Command **CASE**

```

porta_programável : process (Mode, PrGIn1, PrGIn2)
begin

```

```

  case Mode is

```

```

    when "000" => PrGOut <= PrGIn1 and PrGIn2;
    when "001" => PrGOut <= PrGIn1 or PrGIn2;
    when "010" => PrGOut <= PrGIn1 nand PrGIn2;
    when "011" => PrGOut <= PrGIn1 nor PrGIn2;
    when "100" => PrGOut <= not PrGIn1;
    when "101" => PrGOut <= not PrGIn2;
    when others => PrGOut <= '0'

```

```


  end case;

```

```

end process porta_programavel;


```



```

case code is
  when "0000" =>
    digito <= "0111111";
  when "0001" =>
    digito <= "0000110";
  when "0010" =>
    digito <= "1011011";
  when "0011" =>
    digito <= "1001111";
  ....
end case;

```




ULA (Unidade Lógica Aritmética, Arithmetic Logic Unit)


```

if (mode = 1) then
  case command is
    when "000" =>
      answer <= oper1 and oper2;
    when "001" =>
      answer <= oper1 or oper2;
    when "010" =>
      answer <= oper1 nor oper2;
    ....
  end case;
else

```

- Modules can be described in several ways
- Depending on the application can not describe internally the accurately form but only their behavior.
- VHDL allows that the behavior be defined in the form of an executable program.





entity name

signal type

```

ENTITY porta_and IS
    PORT (A, B: IN BIT; Z: OUT BIT);
END porta_and

```

ports names

signal direction

Identifies the declaration end

The capitalized words are reserved.

## BEHAVIOURS MODELLING




## ARCHITECTURE

Describe the algorithm executed by the MODULE

It is divided into two main parts

- Declarative Part
- Descriptive Part



```

ENTITY mAND IS
  GENERIC(tp:TIME:=10 ns); -- tp - propagation time
  PORT(A,B: in BIT; Z: out BIT);
END ENTITY mAND;
ARCHITECTURE mAND_arch of mAND IS
  BEGIN
    Z<='1' AFTER tp WHEN (A AND B)='1' ELSE '0' AFTER tp;
  END mAND_arch;

```

```


ENTITY mOR IS
  GENERIC(tp:TIME:=10 ns); -- tp - propagation time
  PORT(A,B: in BIT; Z: out BIT);
END ENTITY mOR;
ARCHITECTURE mOR_arch of mOR IS
  BEGIN
    Z<='1' AFTER tp WHEN (A OR B)='1' ELSE '0' AFTER tp;
  END mOR_arch;

```

```

ENTITY mNOT IS
  GENERIC(tp:TIME:=10 ns); -- tp - propagation time
  PORT(A: in BIT; Z: out BIT);
END ENTITY mNOT;
ARCHITECTURE mNOT_arch of mNOT IS
  BEGIN
    Z<='1' AFTER tp WHEN (NOT A)='1' ELSE '0' AFTER tp;
  END mNOT_arch;

```



# COMPONENT SIMULATION

## TEST BENCH

Definition of system components

Identifies the doors of the components  
Simulation parameters are passed as  
GENERIC

Creates 8 boolean type signals

Comments after two hyphens  
followed

Create a process (no list of  
sensitivities) within the architecture

Note how the allocation of signals is made  
...

Awaits 100 nanoseconds ....


```

ENTITY testbench IS
END testbench;
ARCHITECTURE testbench_arch OF testbench IS
  COMPONENT mAND
    PORT(A,B: in BIT; Z: out BIT);
  END COMPONENT;
  COMPONENT mOR
    PORT(A,B: in BIT; Z: out BIT);
  END COMPONENT;
  COMPONENT mNOT
    PORT(A: in BIT; Z: out BIT);
  END COMPONENT;
  SIGNAL AA,BB,CC,SI1,SI2,SI3,SI4,ZZ:BIT;
  BEGIN
    AA<='0';
    BB<='1';
    -- Instantiate componentes
    porta1: mOR PORT MAP (A=>AA,B=>CC,Z=>SI1);
    porta2: mNOT PORT MAP (A=>BB,Z=>SI2);
    porta3: mNOT PORT MAP (A=>CC,Z=>SI3);
    porta4: mOR PORT MAP (A=>SI2,B=>SI3,Z=>SI4);
    porta5: mAND PORT MAP (A=>SI1,B=>SI4,Z=>ZZ);
    teste: PROCESS
    BEGIN
      CC<='0';
      WAIT FOR 100 ns;
      CC<='1';
      WAIT FOR 100 ns;
      CC<='0';
      WAIT FOR 100 ns;
    END PROCESS teste;
  END testbench_arch;
  
```

Note the figure of the previous acetate ...



## SIMULATION RESULTS




A more compact alternative version ...

```

ENTITY testbench IS
END testbench;
ARCHITECTURE testbench_arch OF testbench IS
SIGNAL A,B,C,Z,nC,nB,PSI,FI : BIT;
BEGIN
A<='0';
B<='1';
C<='0','1' AFTER 100 ns,'0' AFTER 200 ns;
nC<=NOT C AFTER 10 ns;
nB<=NOT B AFTER 10 ns;
FI<=A OR C AFTER 10 ns;
PSI<=nB OR nC AFTER 10 ns;
Z<=FI AND PSI AFTER 10 ns;
END testbench_arch;

```

Other example:



Programa 1	Programa 2
<pre> ----- -- Arquivo componente_inv.vhd -- Modelo do inversor -----  library IEEE; use IEEE.std_logic_1164.all;  entity componente_inv is port(     x : in bit;     y : out bit ); end componente_inv;  architecture arquitetura_inv of componente_inv is      begin         y &lt;= not x; end arquitetura_inv; </pre>	<pre> ----- -- Arquivo componente_and.vhd -- Modelo da porta AND -----  library IEEE; use IEEE.std_logic_1164.all;  entity componente_and is port(     a : in bit;     b : in bit;     c : out bit ); end componente_and;  architecture arquitetura_and of componete_and is      begin         c &lt;= a and b; end arquitetura_and; </pre>

---

**Programa 3**


---

```

-----
-- Arquivo componente_sistema.vhd
-- Modelo da porta AND
-----

library IEEE;
use IEEE.std_logic_1164.all;

entity componente_sistema is
port(
    in1 : in bit;
    in2 : in bit;
    in3 : in bit;
    in4 : in bit;
    out1 : out bit
);
end componente_sistema;

architecture arquitetura_sistema of componente_sistema is

    component componente_and
        port( a : in bit; b : in bit; c : out bit);
    end component;

    component componente_inv
        port( x : in bit; y : out bit);
    end component;


    signal s1, s2, s3, s4 : bit;

    begin
        and1 : componente_and port map (a => in1, b => in2, c => s1);
        and2 : componente_and port map (a => in3, b => in4, c => s2);
        and3 : componente_and port map (a => s3, b => s4, c => ut1);
        inv1 : componente_inv port map (x => s1, y => s3);
        inv2 : componente_inv port map (x => s2, y => s4);
    end arquitetura_sistema;

```

---

## Example: Full Adder



a	b	cin	s	cout
0	0	0	0	0
0	1	0	1	0
1	0	0	1	0
1	1	0	0	1
0	0	1	1	0
0	1	1	0	1
1	0	1	0	1
1	1	1	1	1


- Modelling from logic gates
- Modelling behaviour

## Examples: 4 bits Register

TO IMPLEMENT ANY SYNCHRONOUS CIRCUIT IS NECESSARY  
FORCE VHDL TO BE **SEQUENTIAL** AND NOT **CONCURRENT**.  
HOW?

```
process_name: PROCESS (sensibilities_list)
    BEGIN
        (...)
    END PROCESS process_name
```

## Example: 4 bits Register (cont)



- Modelling behaviour Latch D (td=2ns)
- Modelling behaviour gate (td=2ns)
- Modelling register
- Testing Register

<i>From VHDL 87:</i>	ENTITY	OPEN	WAIT
ABS	EXIT	OR	WHEN
ACCESS	FILE	OTHERS	WHILE
AFTER	FOR	OUT	WITH
ALIAS	FUNCTION	PACKAGE	XOR
ALL	GENERATE	PORT	<i>From VHDL 93:</i>
AND	GENERIC	PROCEDURE	GROUP
ARCHITECTURE	GUARDED	PROCESS	IMPURE
ARRAY	IF	RANGE	INERTIAL
ASSERT	IN	RECORD	LITERAL
ATTRIBUTE	INOUT	REGISTER	POSTPONED
BEGIN	IS	REM	PURE
BLOCK	LABEL	REPORT	REJECT
BODY	LIBRARY	RETURN	ROL
BUFFER	LINKAGE	SELECT	ROR
BUS	LOOP	SEVERITY	SHARED
CASE	MAP	SIGNAL	SLA
COMPONENT	MOD	SUBTYPE	SLL
CONFIGURATION	NAND	THEN	SRA
CONSTANT	NEW	TO	SRL
DISCONNECT	NEXT	TRANSPORT	UNAFFECTED
DOWNTO	NOR	TYPE	XNOR
ELSE	NOT	UNITS	
ELSIF	NULL	UNTIL	
END	OF	USE	
	ON	VARIABLE	

**END**

Ref.

LINGUAGEM DE DESCRIÇÃO DE HARDWARE, Prof. Anderson Royes Terroso